

An ASIC Preamplifier for Germanium Detectors.

Presented by:

Ian Lazarus (STFC Daresbury)

ASIC designed by:

Peter Murray (STFC RAL)

ASIC tests and test board designed by:

Graham Dennis (STFC RAL)

Other design contributions from:

Jamie Crooks, Marcus French, Steve Thomas (STFC RAL)

Useful initial discussions with:

George Pascovici and Alberto Pullia

Overview

- Motivation for project
- Problems migrating preamp to ASIC
- Our solution to ASIC difficulties
- ASIC description
- Simulated performance
- First test results



Why do we need an ASIC preamp?

We need much higher signal density in our Germanium detectors for 2 reasons:

1. To handle high beam flux (multi-element)
 - DIAMOND (*Andy Dent, XAS-3*)
 - Nuclear Physics (*High intensity beams*)
 - SRS (*XHIO: XSTRIP upgrade with 1000 Ge pixels*)
2. For imaging (position and energy)
 - Nuclear Physics (*gamma-ray tracking*)
 - Medical Imaging (*SPECT, PET*)
 - Other applications: Waste monitoring, security

To achieve higher density we must have ASIC preamplifiers to **reduce space** and to **cut power consumption**.

Saving space- shrinking preamps



- 2 generations of typical Germanium preamps.
- ASIC preamp on the same scale (MGPA)
- A typical preamplifier ASIC- the MGPA preamplifier for an electromagnetic calorimeter in the CMS experiment on LHC at CERN.

Why is a Ge preamp ASIC difficult?

ASIC problems

- Low voltage rails (3V)
- Hard to make large value resistors (For R_{fb})

Solution:


Continuously inject current to charge loop.

- Stops large voltages across C_{fb}
- Avoids the need for a feedback resistor.


Question:

Does injected charge cause too much noise?

Schematic diagram




Schematic diagram



Gain set by C_{fb}
200fF or 4pF

Inject charge
to discharge
 C_{fb} . Either as
ramp or analogous
to transistor reset.

B. CIRCUIT SCHEMATIC



ASIC Input FET

Tabulated Results

Symbol	Name	Hand-Calculated value		Simulation value	Units
g_m	MOS transconductance	68.06m		61.85m	S
$i_{n_{th}}^{-2}$	Thermal Noise density	7.5×10^{-23}	6.8×10^{-23}	-	A^2/Hz
e_n^2	Equivalent input noise voltage	1.62×10^{-8}	1.77×10^{-8}		V^2/Hz
e_n	(referred using g_m)	4.02×10^{-8}	4.21×10^{-8}		V/\sqrt{Hz}
$i_{n_f}^{-2}$	Flicker Noise density	$2.1 \times 10^{-27}/f$			A^2/Hz


Comparison:

- 1) BF862 $f=100\text{kHz}$ $e_n = 0.8 \text{ nv}/\sqrt{\text{Hz}}$
- 2) IF1331 $f=1\text{kHz}$ $e_n = 2.5 \text{ nv}/\sqrt{\text{Hz}}$

Considering only the (dominant) thermal noise component, which is flat across all frequencies, the new ASIC design input FET seems to offer an improved noise performance at $0.4 \text{ nv}/\sqrt{\text{Hz}}$

Simulation of performance:

Rise time $\leq 15\text{ns}$




	C_{det}	V_{step} (1keV)	Output voltage step
High Gain	2pF	27 μV	259.3 μV
Low Gain	30pF	1.8 μV	13.3 μV

$$1\text{keV} = 338e^- = 5.4 \times 10^{-17} \text{ C}$$

$$Q=CV$$

Vertical markers indicate the specified 15ns edge requirement.



Simulation of noise performance (6 μ s shaping).

No ramp current

	<i>Output voltage peak for a 1keV input</i>	<i>Total output noise (rms)</i>	<i>Input referred noise (rms)</i>	<i>Input referred (fwhm)</i>	<i>Spec. value (fwhm)</i>
<i>High Gain</i>	94 μ V	8.2 μ V	0.9 keV	0.21 keV	< 180 eV
<i>Low Gain</i>	4.9 μ V	1.5 μ V	0.3 keV	0.72 keV	< 960 eV

1nA ramp current
(high rate)



	<i>Output voltage peak for a 1keV input</i>	<i>Total output noise (rms)</i>	<i>Input referred noise (rms)</i>	<i>Input referred (fwhm)</i>	<i>Spec. value (fwhm)</i>
<i>High Gain</i>	94 μ V	79.2 μ V	0.84 keV	1.98 keV	< 180 eV
<i>Low Gain</i>	4.9 μ V	4.32 μ V	0.88 keV	2.1 keV	< 960 eV

10pA ramp current
(low rate)

	<i>Output voltage peak for a 1keV input</i>	<i>Total output noise (rms)</i>	<i>Input referred noise (rms)</i>	<i>Input referred (fwhm)</i>	<i>Spec. value (fwhm)</i>
<i>High Gain</i>	94 μ V	11.6 μ V	123 eV	290 eV	< 180 eV
<i>Low Gain</i>	4.9 μ V	1.5 μ V	306 eV	719 eV	< 960 eV


Prototype ASIC layout

Fig1





2mm x 5mm

ASIC testing




Test card and Test System



Initial tests show that ASIC functions as expected.

Input leakage raises output to 2.5v;
control circuit detects over
threshold and
then ramps down
to 1.25v.



Tests under way now

- Compare ramp slope to injected current (check for linearity).
- Measure noise

Conclusions

- A novel architecture proposed
- ASIC design successfully completed
- First tests show ASIC functionally correct.
- Crucial measurements of noise under way.